Hybrid Layout Design Intern – VLSI/ASIC (Mexico)

Intel Corporation is seeking a Layout Design Intern in Guadalajara, Mexico. The role is focused on contributing to semiconductor development, supporting layout implementation, and collaborating with senior engineers. Candidates should be pursuing a Bachelor's or Master's degree in Electrical Engineering or a related field and possess an advanced level of English. This internship offers insights into real product development cycles and prepares students for full-time roles in physical design or CPU development.
#J-18808-Ljbffr